

This Page Is Inserted by IFW Operations
and is not a part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

**As rescanning documents *will not* correct images,
please do not report the images to the
Image Problem Mailbox.**

特開平9-8205

(1)公明電 工成セミ (1997) 1月16日

(1)TAKI, C.I.

NOIL 23/50

第212号 特別宣誓書

F.I.

NOIL 23/50

特許登録記録

23/12

23/12

-1

-1

-1

(1)出願番号

特願平7-170490

(1)出願人

大日本印刷株式会社

東京都新宿区市谷本郷町一丁目1619

(1)出願日

平成7年(1995)6月14日

(1)発明者

山田 康一

東京都新宿区市谷本郷町一丁目1619

(1)実用新案登録番号

大日本印刷株式会社内

(1)実用新案登録日

平成7年(1995)6月14日

(1)代理人


片桐士 小西 邦美

(5) (発明の名称) 長刀封止装置及び其の

(1) (要約) (発明者)

(目的) 多方向化に付随して、且つ、アフターリードの位置ズレや平坦化の問題にも対応できる長刀封止装置及び其の

(構成) 一般的に直角したリードフレーム及びと同じ厚さの内側凹部と形成するためのビードの端子を1つとし、且つ、端子はインナーリードの内側面においてインナーリードに対してどちら方側に倒伏して置かれており、端子の先端部に半球等からなる端子頭を有し、端子頭を封止基板表面から突出させ、端子頭の内側面の側面を封止基板表面から突出させており、インナーリードは、前記端子が内側面で第1面A1、第2面A2、第3面A3、第4面A4の4面を有しており、かつ第1面にリードフレーム両端と同じ厚さの端の部分の一方の面と同一平面上にあって第2面に向を向っており、第3面、第4面にインナーリードの内側に向かって凹んだ形状に形成されている。



〔付書類の範囲〕

(付書類1) 2枚ニッティング加工によりインナーリードの底面がリードフレームミットの底面よりし反対に加工されたリードフレームを用いたときは底面であって、相反リードフレームは、リードフレーム底面よりし反対のインナーリードと、インナーリードに一様に連結したリードフレームミットと同じ底面と底面で固定するための底面の母子Eとを有し、且つ、母子Eにはインナーリードの内側面においてインナーリードに対して底面方に底面して受けられており、母子Eの元底面に半田からなる母子Eを有し、母子Eを内側面底面から取出させ、母子Eの内側面の底面を封止用母子Eから取出させており、インナーリードは、底面底面が半万面で第1面、第2面、第3面、第4面の4面を有しており、かつ第1面はリードフレーム素材と同じ底面の他の部分の一方の面と同一平面上にあって第2面に向かっており、第3面、第4面はインナーリードの内側に向かって凹んだ底面にねじ込まれていろいろなことを所要とする底面封止用母子Eを有す。

(付書類2) 2枚ニッティング加工によりインナーリードの底面がリードフレームミットの底面よりし反対に加工されたリードフレームを用いたときは底面であって、相反リードフレームは、リードフレーム底面よりし反対のインナーリードと、インナーリードに一様に連結したリードフレームミットと同じ底面と底面で固定するための底面の母子Eとを有し、且つ、母子Eにはインナーリードの内側面においてインナーリードに対して底面方に底面して受けられており、母子Eの元底面の一部を封止用母子Eから取出させて母子Eとし、母子Eの内側面の底面を封止用母子Eから取出させており、インナーリードは、底面底面が半万面で第1面、第2面、第3面、第4面の4面を有しており、かつ第1面はリードフレーム素材と同じ底面の他の部分の一方の面と同一平面上にあって第2面に向かっており、第3面、第4面はインナーリードの内側に向かって凹んだ底面にねじ込まれていろいろなことを所要とする底面封止用母子Eを有す。

(付書類3) は次項しないし2において、半導体電子はインナーリード間に嵌合し、半導体電子の底面側にワイヤにてインナーリードと母子Eにねじ込まれていろいろなことを所要とする底面封止用母子Eを有す。

(付書類4) ワイヤ(3)において、リードフレームにダイバッドを有しており、半導体電子はダイバッド上に嵌合し、固定されていることを元底面と下部封止用母子Eを有す。

(付書類5) は次項3において、リードフレームはダイバッドを有しないもので、半導体電子はインナーリードとともに両側固定用テープにより固定されていることを所要とする底面封止用母子Eを有す。

(付書類6) は次項1ないし2において、半導体電子は半導体電子の底面側の面をインナーリードの第2面

に接着して接着部により固定されており、半導体電子の底面側はワイヤによりインナーリードの第1面と半導体に接着されていることを所要とする底面封止用母子Eを有す。

(付書類7) は次項1ないし2において、半導体電子はパンプによりインナーリードの第2面に固定されており、インナーリードとは接していないことを所要とする底面封止用母子Eを有す。

〔実験の方法等〕

〔0001〕

(底面との接着性) 半導体電子は、半導体電子の底面側に固定され、且つ、アフターリードの底面ガラス(スニード)やアフターリードの半導体(コブラナリチー)の内側に貼付されると、リードフレームを用いた旨は封止用母子Eを有する。

〔0002〕

(反応の底面) 半導体に用いられている底面封止型の半導体電子(プラスチックリードフレームパッケージ)

に、一方に図15(1)に示されるような状態であり、ニセヒテテ1510を有するダイバッドE1511の

底面の凹部との隙間部を底面を行なうためのアフターリードE1513、アフターリードE1513に一組となつた

インナーリードE1512、インナーリードE1512の先端部とニセヒテテ1520の底面バッドE1521

とモルタル的に密着するためのワイヤE1530、半導体

E1520を封止してカケラからの应力、内側から押さ

れ1540をからなっており、ニセヒテテ1520をリ

ードフレームのダイバッドE1511底面に密着したは

に、半導体E1540により封止してパッケージとしたもの

で、ニセヒテテE1520の底面バッドE1521に内側で

ニセヒテテのインナーリードE1512を密着とするものである。

そして、このような底面封止型の半導体電子の発立

基盤として用いられる(直角)リードフレームは、一方

には図15(6)に示すような底面のしので、ニセヒテテ

を反対するためのダイバッドE1511と、ダイバッド

E1511の周囲に付けられた半導体E1520と密着するため

のインナーリードE1512、インナーリードE1512

に密着してカケラとの隙間を行なうためのアフターリー

ドE1513、底面封止用のダムとなるダムバーE15

14、リードフレームE1510全体を支撑するフレーム

(E) E1515を備えており、逆元、コバルト、4

28金(42×ニッケル-鉛合金)、カーボンのような

半導体に塗れた塗料を用い、プレスをししくはエンジン

グ等により形成されていた。即ち、図15(6)(C)

は、図15(6)(イ)に示すリードフレーム平面図の

F1-F2における底面図である。

〔0003〕 このようなリードフレームを形成した底面

封止型の半導体電子(プラスチックリードフレームパッ

ケージ)においてし、ニセヒテテの底面E1520小孔の外元ヒ

ニセヒテテの本体導化にはい、小型封止化かつニセヒテテの

複数化が図るで、その結果、底面封止部を複数部とし、特にQFP (Quad Flat Package) 及びTQFP (Thin Quad Flat Package) 等では、リードの多ピン化が苦しくなってきた。上記のキホン基板に用いられるリードフレームは、既存のものはフットリソグラフィー技術を用いたニッティング加工方式により作成され、複数でないものはプレスによる加工方式によく作成されるのが一般的であったが、このようなキホン基板の多ピン化には、リードフレームにおいても、インテーリード複数部の複数化が違う。ヨコは、既存なものに対しては、プレスによる刃はさき加工によらず、リードフレーム底面の底面が0.25mm程度のものを用い、ニッティング加工で対応してきた。このニッティングはエッジ部の加工について以下、図14に示すようにしておおく。まず、只管全しきには4×2ニッケル-銅合金からなる底面0.25mm程度の底面(リードフレーム底面1×1.0)を十分底面(図14(a))した後、電気炉ヒカリムを用いた所とした水溶性ガゼインレジストのフォトレジスト1×1cm²をその表面に塗りにせんする。(図14(b))。次いで、所定のパターンが形成されたマスクを介して赤外線灯でレジスト面を発光した後、所定の条件でエポキシレジストを露出して(図14(c))、レジストパターン1×3.0を形成して底面を露出させをそぞろに応じて行い、硬化第二回水溶性を三つなら分とするニッティング底にて、スプレイにて底面(リードフレーム底面1×1.0)に吹き付け所定の寸法尺寸にニッティングし、底面をせら。(図14(d))。ここで、レジスト露を酸洗処理し(図14(e))、次いで、底面のリードフレームを用いて、ニッティング加工を終了する。このようだ、ニッティング加工によっては形成されたリードフレームに、更に、所定のエッジ部にメッシュ部が形成される。よいて、次に、底面の底面を用いて、インテーリード部を固定用の接着剤をボリュミドテープにて接着部を固定したり、必要に応じて所定の底タブ部を切り加工し、ダイバッド部をクランケット下部処理を行う。しかし、ニッティング加工方式においては、ニッティング底によく底に形成されるエッジ部(底)方向にも達したり、その底面加工にも複数があるのが一般的で、図14に示すように、リードフレーム底面の底面からニッティングするため、ラインナップスリーブ等の工具、ケイン等はかぶさないように、底面の50~100μmとされている。又、リードフレームの底面部のアフターリードのたばこを考慮した場合、一般的には、その底面に約0.125mm以上必要とされている。この点、図14に示すようなニッティング加工方式の場合は、リードフレームの底面を0.15mm~0.125mmほどまで深くすることにより、ウイヤーボンディングのための必要な底面を7.0~8.0mmを確保し、0.165mmピッチ底面の複数のインナー

リード部元底のエッティングによる加工を実現してきが、これが底面とされた。

(10004) しかしながら、既存、既存ドミネーション底面は、小パッケージでは、各層底面であらインテーリードのピッチが0.165mmピッチを見て、既存に0.13mmピッチまでの底面底面がでてきたこと、ニッティング加工において、リード部の底面を深くした場合には、アセンブリニードやエッジ部といつて底面に沿うアフターリードの底面底面がほしいといふばかり、直にリード部の底面を深くしてニッティング加工を行なう方法にも限りが出てきた。

(10005) これに反対する方針として、アフターリードの底面を深くしたまま底面化を行なう方法で、インテーリード部分をハーフニッティングもしくはプレスにより深くしてニッティング加工を行なう方法が底面をれている。しかし、プレスにより深くしてエッティングルエモをそこなう場合には、底面においての底面が不足する(例えば、カッピニアの底面)。ボンディング用モニターティング底のクラシックに必要なインテーリードのニッティング底底が形成されない。底面を2段行なわなければならぬ底面工場が形成になる。底面底面が多くある。そして、インテーリード部分をハーフニッティングにより深くしてエッティング加工を行なう方法の底面にも、底面を2段行なわなければならずアフターリードが底面にならうという問題があり、いざれも实用化には、まだ至っていないのが現状である。

(10006) (既存が底面じようとする底面トーラス底面底面の多様化にはいインテーリードピッチが底くならぬ)。既存底面底面も底面する。アフターリードの底面スレ(スニッギ)、カニキタ(コブラナリティ)の底面底面が底面となってきた。本現象は、このようならば底のものと、多様化に底面と、是つ、アフターリードの底面スレ(スニギ)や底面(コブラナリティ)の底面にものが底面でできる底面底面の底面をしニカとてらるものである。

(10007) (底面を底面するための底面トーラス底面底面の多様化には、2段エッティング加工によりインテーリードの底面をリードフレーム底面の底面よりし底面に内た底面されたリードフレームを用いた底面底面であって、既存のアフターリードの底面底面にシルバーを用いた底面底面の底面とをし、是つ、底面底面はインテーリードと、はインテーリードに一底面に底面したリードフレーム底面と底面の内側底面と底面するための底面の底面とをし、是つ、底面底面はインテーリードの底面底面においてインテーリードに用いて底面底面には底面して底面らべており、底面底面を打底面底面から底面底面を出でたり、底面底面が底面底面で底面

であり、インテーリードに、底面底面が底面底面で底面

(付属) 工具柄の本体がヒビキを有するに、上部のよう
に補正することにより、リードフレームを取いたり打
止め等は本体において、多様化に応じて、是つ、
本文の図13(b)に示すと見リードフレームを取いた
場合のように、アフターリードのオーミングニードをそ
ぞとしないため、これらの工具に起因して产生していく
アフターリードのスニーカーの原因やアフターリードのニ
ード(コープラナリティ)の原因を全く離すことか
べからず本体の材質を可及とすらものであら。是し
くは、2枚エンシシングエッジによりインテリードの底面
がそれの底面よりも深めに削り加工された、どちら、イン
テリードを表面に加工された多ビンのリードフレーム
を用いることにより、本体等の多様化に応じてそ
うのとしている。是れ、はとすると、图11に示す2枚
エンシシングにより削られたリードフレームを用い
ることにより、インテリード底の底面に干渉を生じ
てお、ワイヤボンディング性のよいものとしている。
したス1面にヒビキて、是れは、是れにはインテリード
時に生ずるためのインテリード底に、干渉してお
る。是つ、ワイヤボンディングの干涉を広くとれら。
0006:

180を抜けらる必要はなく、図9 (d) に示すようなBAP180を抜けない程度のままで良い。

(0010) 本実例1のニッケル100に使用のリードフレーム130は、4.2×ニッケル-板合板を用いたしので、そして、図9 (e) に示すような形をした。エッチングによりそれを加工されたリードフレーム130Aを用いたものであり、図9 (f) に示す板合板の部分の厚さより板合板に加工されたインテリード幅130もしつ。ダムバー136は板合板が止まる板のダムとなる。图9 (g) に示すような形をもした。エッチングによりそれを加工されたリードフレーム130Aを、本実例においては用いたが、インテリード幅130と板合板133以外は最終的に不足なものであるから、外にこの形には成り立たれない。インテリード幅131の厚さには4.0mm、インテリード幅131以外の厚さには0.15mmでリードフレーム実体の厚さのままである。インテリード幅131以外の厚さは0.15mmに用ひて又は0.125mm~0.50mm程度でも良い。また、インテリードピッチは0.12mmと長いピッチで、これは実体の多段化に加えてそれらのものとしている。インテリード幅131の厚さは131Aよりそぞはでワイヤボンディングし易い形となつておる。図9 (h) に示すように、第3面131A(=第4面131A)はインテリード側へ凹んだ形状をしており、第2面131A(ワイヤボンディング面)を良くしても垂直的に良いものとしている。

(0011) 本実例においては、インテリード131の各辺がせかれて、インテリード131A間にヨレが見えない。又は図9 (i) に示すような、インテリード先端がそれぞれ切られた他のリードフレームモニッケジク加工にしておらず、これらに接する方間にヨレはせずともなしておらずしている。インテリード131が長く、インテリード131A間にヨレを生じる場合には、直角図9 (j) に示すようにニッケシング加工することに出来ないため、図9 (k) に示すようにインテリード先端部を直角面131Bにて固定したときにニッケシング加工した後、インテリード131Aを接着テープ160で固定し(図9 (l))。

(h) においてプレスにて、ヨレが生ずる位置の間に不満の接着剤131Bを注入し、この状態でエポキシ樹脂を注入して接着部を固定する。 (図9 (c))

(0012) 本に本実例1の板合板止ゴムはエコの接着方法を用いて接着しておる。先に、板合板にニッケシング加工にて加工がなされた。図9 (m) に示すリードフレーム130Aを、インテリード131Aの厚さ131Aが厚さで上にならうようにしておきした。 (図9 (n))

次いでエポキシ樹脂110の充填量111の量を空き地上にして、エポキシ樹脂モバイパッド135上にがけ、図

10 に示す。

した。(図9 (o)) エポキシ樹脂110をダイパッド135に充填して、エポキシ樹脂110の充填量111とインテリード131Aの厚さ131Aとをワイヤ120にてホンディングした。(図9 (p))

はいて、当該の板合板止ゴムでは板合板を用いて、不足なリードフレーム130の充填量111の充填量111をもしていき板合板をプレスにて密着し、ヨリヨリ130を元すと同時に板合板131の厚さ131Aを充填した。(図9 (q))

图9に示すリードフレーム131Aのダミバー132をフレーム131Aを削除した。このは、リードフレーム131Aの内側の外側の間にニッケシング部からなるダミバー132Aを設けてヨリヨリダムを設した。(図9 (r))

はいて、板合板130を板合板130を介して板合板130を囲むように、板合板130に沿つた。(図9 (s))

图9 (s) は、板合板130の周辺のヨリヨリ板合板130が設置することによりあとは板合板130をスチールの板合板が入りニッケシング部にクラックが入り容易してしまつことがないようにするに設けたものであるが、必ずしも必要としない。また、板合板による板合板に所定の型を用いて行うが、板合板を110の形にて、且つ、リードフレームの板合板の内側の板合板が板合板へ突出した状態で設置した。

(0013) 本実例の特徴は特に用いられるリードフレームの製造方法を以下、因にそつて説明する。图9 (t) は、本実例の板合板130が板合板130を用いて、リードフレームの製造方法を表示するための、インテリード先端を示す。板合板130を用いて板合板130を示す。ここで示されるリードフレームを示す。图9 (u)

(a) のD1-D2の間の板合板におけるヨリヨリ板合板である。图9 (v) はリードフレームを示す。图9 (w) は、1120Bにレジストバーチ、1130はスチールの板合板。リードフレームは板合板の板合板孔、レジストバーチの板合板である。图9 (x) は、1160に第二の板合板、1170に第三板合板、1180にニッケシング板合板を示す。先に、4.2×ニッケル-板合板からなり、板合板130、15mmのリードフレームを示す。图9 (y) の裏面にて、ケロム板合板ガリグニドを塗り、板とした板合板のセイレンジストを塗布した後、板合板バーチ等を用いて、板合板の第一の板合板111の第一の板合板111と、板合板の第二の板合板112の第二の板合板112と、板合板の第三の板合板113の第三の板合板113とを接続した。图9 (z) は、第一の板合板111の厚さ111Aは、板のエッチャング加工においてリードフレーム131Aとこの板合板111Aから板合板111Aにリードフレーム131Aを接続するためのもので、レジストの板合板111Aの厚さ111Aに、インテリード先端部の高さを示すためのものである。第一の板合板111Aは、少なくともリードフレーム131Aのインテリード先端部を板合板をさむが、板合板に高い。

て、テーピングの工場や、リードフレームを出すうるランダム工場で、ベタはにまとまれば分断的に出くなつた部分との位置が示すにならざるがあらうので、エッティングを行なうエリアはインテリード先端のスヌカル工区だけにして大きめにとらせるが、右いて、板厚S7°C.
比五八八ミルの化成ニ三五板を用いて、スプレー比2.5Kg/cm²にて、レジストパターンが形成されたりードフレームスルーリーの面をエッティングし、ベタは(チタニウム)にまとまつた第一の部品1150のGモードがリードフレーム四枚の約2/3程度に定した時までエッティングを止めた。(図11(b))

上矢次1回目のエッティングにおいては、リードフレームヨリ1110の位置から同時にニッティングを行ったが、必ずしもヨリから同時にエッティングする必要はない。上矢次のように、ス1回目のエッティングにおいてリードフレームヨリ1110の位置から同時にエッティングする場合に、ヨリからエッティングするにより、ヨリするス2回目のニッティング時間を足さずするため、レジストパターン920B側からのみのスをエッティングの場合と比べ、ス1回目エッティングとス2回目エッティングのトータル時間が短くなる。次いで、第一の外寸幅1130mmの位置された第一の凹部1500にエッティング時間を1180としての前エッティングなのもうボットメタルトヨンクス(ブレインク元ニッケル電気の底フックス...22...MR-WB6)を、ダイコータを弄いて、削除し、ベタ穴(平底穴)にニッピされた第一の凹部1500に埋め込んだ。レジストパターン1120Aよりもエッティング比が1180に設定された理由である。

(c))

イントーリードを取扱うべきである。(S: (c))

ス1回目のニッティング女工にて仕事を始めた。リードランナーム左に手行なニッティングたぬきにはまるであらが、この年をもじり2年はインテリード前へこんだ空氣であら。それでいて、例れ、ニッティング見る見るうきのゆきレジストロ（レジストロパターン1120A-1120B）のは三を元い、インテリード元ヨリ2131Aかスズエイモれた図9（上）に示すリードフレーム1120Aをもたら、ニッティング見る見る1120とレジストロ（レジストロパターン1120A、1120B）のタリニに本塗をテルリクム本塗によりおだやか三した。

(0014) 上記、図1に示すリードフレームの構成
では、本文左側に用いられる、インナーリードを主部
と見做したリードフレームをエッチング加工によって
取出す万能で、右に、图1に示す、インナーリード
部の第1区131Aとモールド部の他の部分と同一
に、第2区132Aと共通させて形成し、且つ、ス
ル131AC、又は区131ACをインナーリードの
頭に向かって凹んだ形態にするエッチング加工にて
る。既述のうち左側のモールド部のモールドは底面のよう
にパンプを
いてモールドを複数個をインナーリードの第2区131A
に取し、インナーリードと共に底面に取出す万能に

第2回 1.3.1. A.b をインナーリード側に凹んだ丸見え
在した方がパンプ底板の内の片側底が大きくなる
図12に示すニッティングは工方左が正確である。図1
に示すエッティング加工方法には、第1回のニッティング
では、図11に示す方法と同じであるが、エッティング
工具は1180を第二の凹部1160側に並べた
第一の凹部1150側から第2凹部のニッティング
し、真面をこそめて真なっていいる。図12は第1回目
ニッティングにて、第二凹部1140からのニッティン
充分に打っておく。図12に示すニッティング加工方
によって得られたリードフレームのインナーリード先
端面形状は、図6(b)に示すよう、第2回の
bがインナーリード側にへこんだ凹になら。

1.51 向、上図図 1.1、図 1.2 に示すニッティング
部のこうに、エッティングを 2 层層にかけて行うエー
ク加工方法を、一方には 2 層エッティング加工方法
であり、又はエッティングに附加した加工方法である。これ
を示した図 9 (a) に示す、リードフレーム 130A
においては、2 層ニッティング部を示す部分、ハサ
モエクトラルことにより部分的にリードフレームニ
くしながらもそれをエッティングする方法などと併せてま
り、リードフレーム部を多くした部分において
は、通常な加工がでどうようにしてある。図
1.2 に示す、上記の方法においては、インテリ
スル 1.1 の場合に加工には、又この凹部 116
など、既存的にはられるインテリーリード部の
に左右されうるので、例えば、既存の 15.0 μm

さて見てみると、図11(e)に示す、右端はW1を1
0.0 μmとして、インナーリード先端部ピッチを0.
15 mmまで加工可能となる。長さ100 μmの幅
区域で高くし、平均W1を7.0 μm程度とすると、イ
ンナーリード先端部ピッチ0.12 mm程度で加
工ができるが、區域1、平均W1のとり方次第で
はインナーリード先端部ピッチ0.12 mm程度で
加工が可能となる。ちなみに、インナーリード先端部ピ
ッチ0.08 mm、長さ2.5 μmで平均W1を4.0 μm
区域が可能である。

(0016) このようにエッティング加工にてリードフレームを作成するに、インナーリードの名前が大きい場合、封止工程でインナーリードのヨレが発生しにくい場合には、図9 (a) に示す形状のリードフレームエンゲージング加工にて作るが、インナーリードの名前が最も、インナーリードにヨレが発生しやすい場合には、図9 (c) (イ) に示すように、インナーリード先端部から遠く離してリードモリスを設け、マジナリード先端部に近づいた形にしてあればしたものを用て、ニズキズ2次は自己に不必至る通常リードモリスをプレス等により研削して図9 (a) に示す形状をもつ。尚、前述のように、図9 (c) (イ) に示すものを切削し、図9 (a) に示す形状にする際に、図9 (c) (ロ) に示すように、「日本...高熱のため高熱テープ1-6-0-(ポリイミドテープ)」を皮膜する。図9 (c) (ロ) の状態で、プレス等により通常リードモリスを研削するが、ニズキズ2次には、テープをつけた部分のみで、リードフレームに加工され、その部分は封止されない。RETRIEVEでは、この部分を切り取ることである。

(0017) エヌゼットの場合は図に示すように、
ドジニジのインナーリードフレームの形状は、図
13(イ) (a) に示すようになっており、ニッティング
部は図13(A)のW1には逆テキサス形が取
付けW2より逆テキサス形が取っており、W1、W2 (約
0.04mm) ともこの部分の幅はモルタルの幅Wよりも一
大くなっている。このようにインナーリードフレームの
両端に広くなっている所が原因であるため、どうしてか
いとも車輪はヨテ(回示せず)とインナーリードフレーム
13(A)とワイドフレーム20Bによる重複(ボラ
ディング)がしまいものとなつていうが、エヌゼットの半
分はニッティング直面(図13(ロ)) (a) をボンディ
ング部としている。一方、13(A)はエンドレンジング部
による平直面、13(A)はリードフレーム半面図
21A、121Bにのつてある。ニッティング部ニッケ
ルがアラビの長い面であるため、図13(ロ)の(a)
の場合には、片に荷重(ボンディング)負担が生れら、当
13(ハ)は図14に示す加工方法にてねじられたリー
ドフレームのインナーリードフレーム13コ1Bとヨテ
ヨテ(回示せず)との組合(ボンディング)を示すもの
であろうが、このヨテをインナーリードフレーム13コ1B

の馬鹿は平尾ではあるが、この部分の音は元音の音
ベスをくどれない。また馬鹿ともリードフレーキュ
てあきら、馬鹿（ポンティング）更に本音をかきこ
チングニギギよりぐら、图13（二）はプレス（ニギ
ング）によりインナーリード元音頭を弯曲化した頭に
ッチング加工によりインナーリード元音頭：133：C
1331Dも加エしたものの、ニギギテ（S元サテ
）との母音（ポンティング）を示したもののみをかくこ
母音にプレス頭が常に示すようには三三になっていて
たり、どちらの頭を用いて母音（ポンティング）して
も、图13（二）の（a）、（b）に示すように母音
(ポンティング) の頭に元音頭がさく&呑みこむ頭と
なう場合が多い。图1331A Bにニギギング頭であ
る

同じとなるが、これは皆同じだ。図では、2-20-01と記載
三段、2-10は平基材3ミリ、2-11は高基材（ハイ
ド）、2-20はファイ、2-30はリードフレーム、2-3
にはサンカーリード、2-31とはスル面、2-32-35
は第2面、2-31Aには第3面、2-31Aaには第4面。
2-33には第5面、2-33Aには第6面、2-33Bには第
7面、2-33Sには上基材、2-40には封止基材等、2-70は
可動部品テープある、これを内2の二番仕分区におい
ては、リードフレーム2-30はダイバッドを用たないも
ので、平基材2-10にはサンカーリード-2-31とどし
に可動部品テープ2-70により固定されており、基
板端子2-10は、基板外端子のラミネート（リード）2-11

例にワイド220により、インテリード231の第2面231へもどる操作がされている。エヌモード2のままで実行1を合計すると、ミズ区220とお見区20との合計が45に、モード233の元モードに行はれた場合はモード233へもどることにより行わる。

(0020) 三回^目を実施例2の場合は、図1(a)、10(b)に示す、ダイバードを用たない、シングルによりから加工されたリードフレーム2300を用いたもので、その毎万円に実施例1とは同じであるが、異なる点は、実施例1の場合はにエビデンスインテリードに固定したはまでワイヤボンディングを行ない、並び封止しているのにに対し、実施例2の場合は、半導体チップ210をインテリード231と共に荷包電池用チップ210上に固定した状態で、ワイヤボンディング二層を行い、並び封止している点である。尚、複数枚にはのプレスによる不完全部分のやや初期の時点では、実施例1と同様である。図10(a)にてリードフレーム2300をはるには、図9(a)にてリードフレーム2300をはるにはと反対にしてある。図5(d)にてリードフレーム2300に示すシングルエンジニアリングニットは、このもののものをめぐし、図10(a)に示す死区にはこの他の、図10(c)、(d)に示すように、まず、このためには死区エンジニアリング(ボリュミドエンジニアリング)を実

(0.6-22) ついで、天井内の遮光板を全部はずして、天井内の遮光板を全部はずす。図6-(a) は天井内 の遮光板を全部はずす。図6-(b) に記入(a) の AS-A 6におけるインテーリード瓦の位置である。図6-(c) は、図6-(a) の 55-86 におけるモニタリストの位置である。次に、天井内のエアコン室の内側も天井内とおなじところ、図には示さない。図6-0、300 に示す天井、310 に示すはモニタ、312 にパンプ、320 にリードフレーム、331 にインテーリード、331A に天井面、331AB に天井面、331AC に天井面、331AD に天井面、331B にモニタ用、331C にモニタ用、331D に天井面、333B に側面、333C に上側面、340 に

川は東支那、250mに高密度テープである。これを元に
のカニエビは今までにおいては、キヌエビテコリの間に、パンプ
111によりインナーリードコロコロの太2径23.5mmと
固定され、次第にインナーリードコロコロと固定して
ある。リードフレームコロコロは、R:0.15mm、L:1.6
mmに示すかたのもので、R:1に示すニッケンゲル
によりねじをぐたしのを用いている。S:3(イ)
ドに示すように、インナーリードコロコロの太さの
IA、W2A (7100.0mm) ともこの元件の右端を
内側のSWAよりも大きくなっている。Eつ、イン
ナーリードコロコロの太2径23.5mmにインナーリード
側面に向かって凹んだ形状で、R:1は3.5mmがニ
であることより、インナーリードの直角化に加えて、
とともに、インナーリードコロコロの太2径23.5mmと
いて、ヒズミニテとパンプにてその間に接続される
R:1(C)(D)のように形状がしないものに
いる。また、Zスラストの場合は、スラスト1やスラスト
の半径と同様に、ヒズミニテ200とヒズミ回転との
わな反応は、スラスト200をスラストに受けられたニギ
ニギからなるヒズミニテ200へを介してプリントして

アセスメントに至ることにより得られる。」

年5月の当社とは異なり、图1-2に示すニッテングによ
り左肩と左足の足首をヒンジで固定したものが
ある。これは年5月の左肩固定にはば同じ構造である。
左肩固定は、右方外側のギヤは左側の歯車にはねば
テモインゲーリードに固定した状態でワイヤボンディング
を行ない、本体H止しているのに加え、右方外側のニ
ギヤは左側のギヤには、ギヤはギヤ310モインゲーリー
ドコロにパンプをかけて固定して実的に行はれた
事で断筋が止まっているのである。一方左脚止錠のブレ
ースによる下部固定の方法、両足部の左肩に、右方内側の
ギヤは左側のギヤと同じである。

(0024) 86'(a) は、本規則第3の規定は又は第4の規定は、

内閣より改めての御空席である。左6(6)に示す大内
内閣より改めて、大内門の本事はなににおいて、エラ
ウの三日からならモテ日を改けて、モテ日の延もほほ
テ元として改めていうものである。改元を改くしてス
テ日上りの御正月日を改めて改出しているエラウチ
エラウチでの改元のチニックが新しい用意となっている。
又にこのモテ日上りの御正月日を改めさせうとし
てからチニックしトイ理由とするところである。

[0025] ついで、支那内くの取扱いと型番を記せ
るをせん。図7 (a) は支那内くの取扱いと型番を記
すの新規面であり、図7 (b) は図7 (a) の A7-A
8 におけるインシーナード区の新規面で、図7 (c) に
図6 (a) の A7-B8 における B8-E8 の新規面であ
る。支那内くの三種類の新規面の記入し方を示すとば
くことなる。図は略した。図7中、(c) 00 は三種類

(10)


142519 - 8206

		199-8205
190		
260		
使用テープ		
270		
使用定規テープ		
350		
使用テープ		
470		
精度定規		
1110		
ードフレームタブ		
1120A, 1120B		
ジストバターン		
1130		
一の底面		
1140		
二の底面		
1150		
一の凹面		
1160		
二の凹面		
1170		
底面		
1180		
フランジ底面		
1320B, 1320C, 1320D		
イテ		
1321B, 1321C, 1321D		
セミスリット		
1331B, 1331C, 1331D		
シャーリード底面		
1331A2		
	ドフレームミタブ	
	1331AB	
	イニシング面	
	1410	
	ードフレームミタブ	
	1420	
	オトレジスト	
	1430	
	ジストバターン	
地	1440	
	ンターリード	
	1510	
	ードフレーム	
	1511	
	イバッド	
	1512	
	ンターリード	
	1512A	
	ンターリード元底面	
地	1513	
	クターリード	
	1514	
	ンバー	
	1515	
	レーム部(底面)	
	1520	
	底面底子	
	1521	
	底面(バッド)	
	1530	
	ナマ	
	1540	
	底面底底	


(11)

H22S-2202



(a)




(a)



(b)




(d)




(b)




(e)




(f)







(f)



(g)




(h)






REF ID: A2205




(11)







(三)




(65)



• • • (S) 11




(३ : ४)




(14)

PAGES - 6205


(E:10)



(E:11)




(E:5)



(1)

$$x = s - \varepsilon \cos \varphi$$

(2 : 2)



Japanese Patent Laid-Open Publication No. Heisei 9-8205

(TITLE OF THE INVENTION)

RESIN-ENCAPSULATED SEMICONDUCTOR DEVICE

5

(CLAIMS)

1. A resin-encapsulated semiconductor device using a lead frame which is shaped in accordance with a two-step etching process to a body wherein a thickness of inner leads is less than that of the lead frame blank, comprising:
- inner leads having the thickness less than that of the lead frame blank; and
- terminal columns integrally connected to the inner leads and having the same thickness with the lead frame blank, the terminal columns possessing a column-shaped configuration which is adapted to be electrically connected to an external circuit, the terminal columns being disposed outside of the inner leads in a manner such that they are coupled to the inner leads in a direction orthogonal to the thickness-wise direction thereof, the terminal columns having terminal portions arranged on top ends thereof, the terminal portions being made of solders, etc. and exposed to the outside beyond a resin encapsulate, each inner lead possessing a rectangular cross-section and having four

surfaces including a first surface, a second surface, a third surface and a fourth surface, the first surface being flushed with one surface of a remaining portion of the inner lead having the same thickness with the lead frame blank while being opposed to the second surface, and each of the third and fourth surfaces having a concave shape depressed toward the inside of the inner lead.

2. A resin-encapsulated semiconductor device using a lead frame which is shaped in accordance with a two-step etching process to a body wherein a thickness of inner leads is less than that of the lead frame blank, comprising:

inner leads having the thickness less than that of the lead frame blank; and
terminal columns integrally connected to the inner leads and having the same thickness with the lead frame blank, the terminal columns possessing a column-shaped configuration which is adapted to be electrically connected to an external circuit, the terminal columns being disposed outside of the inner leads in a manner such that they are coupled to the inner leads in a direction orthogonal to the thickness-wise direction thereof, portions of top ends of the terminal columns being exposed to the outside beyond a resin encapsulate, each inner lead possessing a rectangular

cross-section and having four surfaces including a first surface, a second surface, a third surface and a fourth surface, the first surface being flushed with one surface of a remaining portion of the inner lead having the same thickness with the lead frame blank while being opposed to the second surface, and each of the third and fourth surfaces having a concave shape depressed toward the inside of the inner lead.

10 3. The resin-encapsulated semiconductor device as claimed in claims 1 or 2, wherein a semiconductor chip is received inward of the inner leads, and electrodes of the semiconductor chip are electrically connected to the inner leads through wires, respectively.

15

4. The resin-encapsulated semiconductor device as claimed in claim 3, wherein the lead frame has a die pad, and the semiconductor chip is mounted onto the die pad.

20

5. The resin-encapsulated semiconductor device as claimed in claim 3, wherein the lead frame does not have a die pad, and the semiconductor chip is fastened to the inner leads using a reinforcing fastener tape.

.25

6. The resin-encapsulated semiconductor device as

claimed in claims 1 or 2, wherein the semiconductor chip is fastened by means of insulating adhesive to the second surfaces of the inner leads on one surface thereof on which the electrodes are located, and the electrodes of the semiconductor chip are electrically connected to the first surfaces of the inner leads through wires, respectively.

7. The resin-encapsulated semiconductor device as claimed in claims 1 or 2, wherein the semiconductor chip is fastened to the second surfaces of the inner leads by bumps thereby to be electrically connected to the inner leads.

(DETAILED DESCRIPTION OF THE INVENTION)

(FIELD OF THE INVENTION)

15 The present invention relates to a resin-encapsulated semiconductor device capable of meeting the requirement for an increase in the number of terminals and resolving problems which are caused in association with position shift and coplanarity of an outer lead.

20

(DESCRIPTION OF THE PRIOR ART)

FIG. 15(a) shows the configuration of a generally known resin-encapsulated semiconductor device (a plastic lead frame package). The shown resin-encapsulated 25 semiconductor device includes a die pad 1511 having a

semiconductor chip 1520 mounted thereon, outer leads 1511 to be electrically connected to the associated circuits, inner leads 1512 formed integrally with the outer leads 1513, bonding wires 1530 for electrically connecting the tips of the inner leads 1512 to the bonding pad 1521 of the semiconductor chip 1520, and a resin 1540 encapsulating the semiconductor chip 1520 to protect the semiconductor chip 1520 from external stresses and contaminants. This resin-encapsulated semiconductor device, after mounting the semiconductor chip 1520 on the bonding pad 1521, is manufactured by encapsulating the semiconductor chip 1520 with the resin. In this resin-encapsulated semiconductor device, the number of the inner leads 1512 is equal to that of the bonding pads 1521 of the semiconductor chip 1520. And, FIG. 15(b) shows the configuration of a monolayer lead frame used as an assembly member of the resin-encapsulated semiconductor device shown in FIG. 15a. Such a lead frame includes the bonding pad 1521 for mounting the semiconductor chip, the inner leads 1512 to be electrically connected to the semiconductor chip, the outer lead 1513 which is integral with the inner leads 1512 and is to be electrically connected to the associated circuits. This also includes dam bars 1514 serving as a dam when encapsulating the semiconductor chip with the resin, and a frame 1515 serving to support the entire lead frame 1510.

Such a lead frame is formed from a highly conductive metal such as a cobalt, 42 alloy(a 42% Ni-Fe alloy), copper-based alloy by a pressing working process or an etching process. FIG. 15(b)(□) is a cross-sectional view taken along the line F1-F2 of FIG. 15(b)(□).

Recently, there has been growing demand for the miniaturization and reduction in thickness of resin-encapsulated semiconductor device employing lead frames like the lead frame (plastic lead frame package) and the increase of the number of terminals of resin-encapsulated semiconductor package as electronic apparatuses are miniaturized progressively and the degree of the integration of semiconductor device increase progressively. Thus, recent resin-encapsulated semiconductor package, particularly quad plate package(QFPs) and thin quad flat packages (TQFPs) have each a greatly increased number of pins.

Lead frames having inner leads arranged at small pitches among lead frames for semiconductor packages are fabricated by a photolithographic etching process, while lead frames having inner leads arranged at comparatively large pitches among lead frames for semiconductor packages are fabricated by press working. However, lead frames having a large number of fine inner leads to be used for forming semiconductor packages having a large number of

Pins are fabricated by subjecting a blank of a thickness on the order of 0.25 mm to an etching process, not a press working.

The etching process for forming a lead frame having fine inner leads will be described hereinafter with reference to FIG. 14. First, a copper alloy or 42 alloy thin sheet of a thickness on the order of 0.25 mm (a lead frame blank 1410) is cleaned perfectly (FIG. 14(a)). Then, a photoresist, such as a water-soluble casein photoresist containing potassium dichromate as a sensitive agent, is spread in photoresist films 1420 over the major surfaces of the thin film as shown in FIG. 14(b).

Then, the photoresist films are exposed, through a mask of a predetermined pattern, to light emitted by a high-pressure mercury lamp, and the thin sheet is immersed in a developer for development to form a patterned photoresist film 1430 as shown in FIG. 14(c). Then, the thin sheet is subjected, when need be, to a hardening process, a washing process and such, and then an etchant containing ferric chloride as a principal component is sprayed against the thin sheet 1410 to etch through portions of the thin sheet 1410 not coated with the patterned photoresist films 1420 so that inner leads of predetermined sizes and shapes are formed as shown in FIG. 14(d).

Then, the patterned resist films are removed, the patterned thin sheet 1410 is washed to complete a lead frame having the inner leads of desired shapes as shown in FIG. 14(e). Predetermined areas of the lead frame thus formed by the etching process are silver-plated. After being washed and dried, an adhesive polyimide tape is stuck to the inner leads for fixation, predetermined tab bars are bent, when need be, and the die pad depressed. In the etching process, the etchant etches the thin sheet in both the direction of the thickness and directions perpendicular to the thickness, which limits the miniaturization of inner lead pitches of lead frames. Since the thin sheet is etched from both the major surfaces as shown in FIG. 14 during the etching process, it is said, when the lead frame has a line-and-space shape, that the smallest possible intervals between the lines are in the range of 50 to 100% of the thickness of the thin sheet. From the viewpoint of forming the outer lead having a sufficient strength, generally, the thickness of the thin sheet must be about 0.125 mm or above. Furthermore, the width of the inner leads must be in the range of 70 to 80 μ m for successful wire bonding. When the etching process as illustrated in FIG. 14 is employed in fabricating a lead frame, a thin sheet of a small thickness in the range of 0.125 to 0.15 mm is used and inner leads are formed by etching so that the

fine tips thereof are arranged at a pitch of about 0.1 mm.

However, recent miniature resin-encapsulated semiconductor package requires inner leads arranged at pitches in the range of 0.13 to 0.15 mm, far smaller than 0.165 mm. When a lead frame is fabricated by processing a thin sheet of a reduced thickness, the strength of the outer leads of such a lead frame is not large enough to withstand external forces that may be applied thereto during the subsequent processes including an assembling process and a chip mounting process. Accordingly, there is a limit to the reduction of the thickness of the thin sheet to enable the fabrication of a minute lead frame having fine leads arranged at very small pitches by etching.

An etching method previously proposed to overcome such difficulties subjects a thin sheet to an etching process to form a lead frame after reducing the thickness of portions of the thin sheet corresponding to the inner leads of the lead frame by half-etching or pressing to form the fine inner leads by etching without reducing the strength of the outer leads. However, problems arise in accuracy in the subsequent processes when the lead frame is formed by etching after reducing the thickness of the portions corresponding to the inner leads by pressing; for example, the smoothness of the surface of the plated areas

is unsatisfactory, the inner leads cannot be formed in a flatness and a dimensional accuracy required to clamp the lead frame accurately for bonding and molding, and a platemaking process must be repeated twice making the lead fabricating process intricate. It is also necessary to repeat a platemaking process twice when the thickness of the portions of the thin sheet corresponding to the inner leads is reduced by half etching before subjecting the thin sheet to an etching process for forming the lead frame, which also makes the lead frame fabricating process intricate. Thus, this previously proposed etching method has not yet been applied to practical lead frame fabricating processes.

15 (SUBJECT MATTERS TO BE SOLVED BY THE INVENTION)

On the other hand, because a pitch among inner leads is made narrow as the number of terminals is increased, it is considered important to know whether a problem is caused or not in association with position shift or coplanarity of an outer lead when implementing a chip mounting process. Accordingly, the present invention has been made in an effort to solve the problems occurring in the related art, and an object of the present invention is to provide a resin-encapsulated semiconductor device capable of meeting the requirement for an increase in the number of terminals

and resolving problems which are caused in assoc:
position shift and coplanarity of an outer lead.

(MEANS FOR SOLVING THE SUBJECT MATTERS)

5 According to one aspect of the present invention there is provided a resin-encapsulated semiconductor using a lead frame which is shaped in accordance with a two-step etching process to a body wherein a thickness of the inner leads is less than that of the lead frame comprising: inner leads having the thickness less than that of the lead frame blank; and terminal columns 10 connected to the inner leads and having the same thickness as that of the lead frame blank, the terminal columns being disposed outside of the inner leads in a column-shaped configuration which is adapted 15 electrically connected to an external circuit, the columns being disposed outside of the inner leads in a manner such that they are coupled to the inner leads in a direction orthogonal to the thickness-wise direction thereof, the terminal columns having terminal portions 20 arranged on top ends thereof, the terminal portions being made of solders, etc. and exposed to the outside by resin encapsulate, outer surfaces of the terminal columns also being exposed to the outside beyond the encapsulate, each inner lead possessing a rectangular cross-section and having four surfaces including a 25

surface, a second surface, a third surface and a fourth surface, the first surface being flushed with one surface of a remaining portion of the inner lead having the same thickness with the lead frame blank while being opposed to the second surface, and each of the third and fourth surfaces having a concave shape depressed toward the inside of the inner lead.

According to another aspect of the present invention there is provided a resin-encapsulated semiconductor device using a lead frame which is shaped in accordance with a two-step etching process to a body wherein a thickness of inner leads is less than that of the lead frame blank comprising: inner leads having the thickness less than that of the lead frame blank; and terminal columns integral connected to the inner leads and having the same thickness with the lead frame blank, the terminal columns possessing a column-shaped configuration which is adapted to be electrically connected to an external circuit, the terminal columns being disposed outside of the inner leads in a manner such that they are coupled to the inner leads in a direction orthogonal to the thickness-wise direction thereof, portions of top ends of the terminal columns being exposed to the outside beyond a resin encapsulate, outer surfaces of the terminal columns also being exposed to the outside beyond the resin encapsulate, each inner lead

possessing a rectangular cross-section and having four surfaces including a first surface, a second surface, a third surface and a fourth surface, the first surface being flushed with one surface of a remaining portion of the inner lead having the same thickness with the lead frame blank while being opposed to the second surface, and each of the third and fourth surfaces having a concave shape depressed toward the inside of the inner lead.

According to another aspect of the present invention,
10 a semiconductor chip is received inward of the inner leads, and electrodes (pads) of the semiconductor chip are electrically connected to the inner leads through wires, respectively. According to another aspect of the present invention, the lead frame has a die pad, and the semiconductor chip is mounted onto the die pad. According to another aspect of the present invention, the lead frame does not have a die pad, and the semiconductor chip is fastened to the inner leads using a reinforcing fastener tape. According to still another aspect of the present invention, the semiconductor chip is fastened by means of insulating adhesive to the second surfaces of the inner leads on one surface thereof on which the electrodes are located, and the electrodes of the semiconductor chip are electrically connected to the first surfaces of the inner leads through wires, respectively. According to yet still
15
20
25

another aspect of the present invention, the semiconductor chip is fastened to the second surfaces of the inner leads by bumps thereby to be electrically connected to the inner leads. In the above descriptions, in the case that the terminal columns have terminal portions which are arranged on top ends of the terminal columns, with the terminal portions made of solders, etc. and exposed to the outside beyond the resin encapsulate, while it is the norm that the terminal portions comprising the solders, etc. are exposed to the outside beyond the resin encapsulate, it is not necessarily required for the terminal portions to be projected beyond the resin encapsulate. Moreover, while it is possible to use the outside surfaces of the terminal columns while they are not encapsulated by the resin encapsulate and they are exposed to the outside, the outside surfaces of the terminal columns which are not encapsulated by the resin encapsulate, can be covered by a protective frame using adhesive, etc.

20 [WORKING FUNCTIONS]

The resin-encapsulated semiconductor device in accordance with the present invention can meet a demand for an increase in the number of terminals. At the same time, in the resin-encapsulated semiconductor device, because the forming process of the outer leads as in the case of using

2 mono-layered lead frame shown in FIG. 13(b) is not required, it is possible to provide a semiconductor device in which no problems are caused in association with position shift and coplanarity of the outer leads. More particularly, the use of a multi-pinned lead frame shaped in a manner that inner leads have a thickness less than that of the lead frame blank by a two-step etching process, that is, the inner leads are arranged at a fine pitch, can meet a demand for an increase in the pin number of the semiconductor device. Furthermore, by using the lead frame which is fabricated by a two-step etching process as will be described later with reference to FIG. 1, the second surface of each inner lead has coplanarity, and is excellent in wire-bonding property. In addition, since the first surface of the inner lead is also a flat surface and the third and fourth surfaces are depressed toward the inside of the inner lead, the inner leads are stable and coplanarity width upon wire bonding -process can be enlarged.

20

(EMBODIMENTS)

Embodiments of the resin-encapsulated semiconductor device in accordance with the present invention will now be described with reference to the attached drawings. First, 25 a resin-encapsulated semiconductor device in accordance

with a first embodiment of the present invention described hereinafter with reference to FIGS. 1(a) through 1(c). FIG. 1(a) is a cross-sectional view of the encapsulated semiconductor device according to the embodiment of the present invention. FIG. 1(b) is a sectional view of an inner lead taken along the line of FIG. 1(a), and FIG. 1(c) is a cross-sectional view of a terminal column taken along the line B1-B2 of FIG. 1(a). Moreover, FIG. 2(a) is a perspective view of the encapsulated semiconductor device according to the embodiment of the present invention, FIG. 2(b) is a view of the resin-encapsulated semiconductor device of FIG. 2(a), and FIG. 2(c) is a bottom view of the encapsulated semiconductor device of FIG. 2(a). In FIGS. 1 and 2, a drawing reference numeral 100 represents an encapsulated semiconductor device, 110 a semiconductor chip, 111 electrodes (pads), 120 wires, 130 a lead frame, 131 inner leads, 131Aa a first surface, 131Ab a second surface, 131Ac a third surface, 131Ad a fourth surface, 132 terminal columns, 133A terminal portions, 133B surfaces, 133S a top surface, 135 a die pad, and 136 a resin encapsulate.

In the resin-encapsulated semiconductor device according to the first embodiment, as shown in FIG. 2(a), the semiconductor chip 110 is placed inward of the lead frame 130.

leads 131. As can be readily seen from FIG. 1(a), the semiconductor chip 110 is mounted on the die pad 133 at the surface thereof which is opposed to the other surface thereof where the electrodes pads 111 of the semiconductor chip 110 are arranged. Each electrode pad 111 is electrically connected to the second surface 133AS of the inner lead 131 through the wire 120. The electrical connection between the resin-encapsulated semiconductor device 100 of this embodiment and an external circuit is achieved by mounting the resin-encapsulated semiconductor device 100 via the terminal portions 133A each being made of a semi-spherical solder, on a printed circuit substrate, with the terminal portions 133A located on the top surfaces 133S of the terminal columns 133, respectively. In the resin-encapsulated semiconductor device of the first embodiment of the present invention, it is not necessarily required to provide a protective frame 190, and instead, a structure, as shown in FIG. 1(d), in which no protective frame is used can be adopted.

The lead frame 130 used in the semiconductor device 100 according to the first embodiment is made of a 42% nickel-iron alloy. Therefore, the lead frame 130A which has a contour as shown in FIG. 9(a) and is shaped by an etching process, is used as the lead frame 130. The lead frame 130 has inner leads 131 which are shaped to have a

thickness less than that of the terminal columns 133 or other portions. Dam bars 136 serve as a dam when encapsulating the semiconductor chip 110 with a resin. Moreover, although the lead frame 130A which is processed by etching to have the contour as shown in FIG. 1(a) is used in this embodiment, the lead frame is not limited to such a contour because portions except the inner leads 131 and the terminal columns 133 are not necessary. The inner leads 131 have a thickness of 40 mm whereas the portions of the lead frame 130 other than the inner leads 131 have a thickness of 0.15 mm which corresponds to the thickness of the lead frame blank. The other portions of the lead frame 130 except the inner leads 131 may not have the thickness of 0.15 mm, but have a thickness of 0.125 mm-0.50 mm which is thinner. The tips of the inner leads 131 have a small pitch of 0.12 mm so as to achieve an increase in the number of terminals for semiconductor devices. The second face 131Ab of the inner lead 131 has a substantially flat profile so as to allow an easy wire bonding thereon. Also, as shown in FIG. 1(b), because the third and fourth faces 131Ac and 131Ad have a concave shape which is depressed toward the inside of the associated inner lead, a high strength can be obtained even though the second face (wire bonding surface) 131Ab is narrowed.

In the present embodiment, since twisting does not

occur in the inner leads 131 irrespective of whether the inner leads 131 is long or not. The inner leads having the contour, as shown in FIG. 9(a), in which the tips of the inner leads 131 are separated one from another, are prepared by the etching process, and the inner leads are resin-encapsulated after mounting the semiconductor chip thereon as will be described later. However, where the inner leads 131 are long in their length and have a tendency for the generation of twisting therein, it is impossible to fabricate the lead frame by etching to have the contour as shown in FIG. 9(a). Therefore, after etching the lead frame in a state where the tips of the inner leads are fixed to the connecting portion 131B as shown in FIG. 9(c)(1), the inner leads 131 are fixed with the reinforcing tape 160 as shown in FIG. 9(c)(2). Then, the connecting portions 131B which are not necessary in the fabrication of the resin-encapsulated semiconductor device are removed by a press as shown in FIG. 9(c)(3), and a semiconductor device is then mounted on the lead frame.

Hereinafter, a method for the fabrication of the resin-encapsulated semiconductor device will now be described with reference to FIG. 8. First, the lead frame 130A, as shown in FIG. 9(a), which is shaped by the etching process as will be described later, is prepared such that the second surfaces 131Ab of the inner leads 131 are

directed upward (FIG. 8(a)).

Then, the semiconductor chip 110 is mounted onto the die pad 135 such that the surfaces of the semiconductor chip 110 on which the electrodes 111 are arranged, are directed upward (FIG. 8(b)).

Next, after the semiconductor chip 110 is fastened onto the die pad 135, the electrodes 111 of the semiconductor chip 110 and the second surfaces 131ab of the inner leads 131 are bonded with each other using wires 110 (FIG. 8(c)).

Subsequently, encapsulation is carried out with the conventional resin encapsulate 140. Thereafter, unnecessary portions of the lead frame 130 which are protruded from the resin encapsulate 140 are cut by a press to form terminal columns 133 and also the side surfaces 133B of the terminal columns 133 (FIG. 8(d)).

Then, the dam bars 136, the frame portions 137, etc. of the lead frame 130A as shown in FIG. 9 are removed. Next, the terminal portions 133A each made of the semi-spherical solder are arranged on the outer surface of each terminal column 133 to fabricate a resin-encapsulated semiconductor device (FIG. 8(e)).

Thereafter, the protective frame 180 is arranged by means of adhesive around an entire outer surface of the resultant structure in such a manner that the side surfaces

of the terminal columns 133 are covered thereby FIG. 6(f)). At this time, the protective frame 180 functions to reinforce the semiconductor device. In other words, the protective frame 180 serves to prevent moisture from leaking into a gap between the resin encapsulate and the terminal columns due to the fact that the side surfaces of the terminal columns are exposed to the outside, whereby a crack is not formed in the semiconductor device and the breakage of the semiconductor device is avoided. However, persons skilled in the art will readily appreciate that it is not necessarily required to provide the protective frame 180. Also, when such an encapsulating process by the resin is carried out using a desized mold, the encapsulating process is implemented in a state wherein the outer side surfaces of the terminal columns of the lead frame are somewhat protruded out of the resin encapsulate.

A method for etching the lead frame of the first embodiment will now be described in conjunction with the attached drawings. FIG. 11 is of cross-sectional views respectively illustrating sequential steps of the etching process for the lead frame of the first embodiment. In particular, the cross-sectional views of FIG. 1 correspond to a cross section taken along the line D1-D2 of FIG. 9(a). In FIG. 11, the reference numeral 1110 denotes a lead frame blank, 1120A and 1120B resist patterns, 1130 first opening,

1140 second openings, 1150 first concave portions, 1160 second concave portions, 1170 flat surfaces, and 1180 an etch-resistant layer. First, a water-soluble casein resist using potassium dichromate as a sensitive agent is coated over both surfaces of the lead frame blank 1110 made of a 42% nickel-iron alloy and having a thickness of about 0.15 mm. Using desired pattern plates, the resist films are patterned to form resist patterns 1120A and 1120B having first opening 1130 and second openings 1140, respectively (FIG. II(a)).

The first opening 1130 is adapted to etch the lead frame blank 1110 to have a flat etched bottom surface to a thickness smaller than that of the lead frame blank 1110 in a subsequent process. The second openings 1140 are adapted to form desired shapes of tips of inner leads. Although the first opening 1130 includes at least an area forming the tips of the inner leads 1110, a topology generated by partially thinned portion by etching in a subsequent process can cause hindrance in a taping process or a clamping process for fixing the lead frame. Thus, an area to be etched needs to be large without being limited to fine portions of the tips of the inner leads. Thereafter, both surfaces of the lead frame blank 1110 formed with the resist patterns are etched using a 48 Be' ferric chloride solution of a temperature of 57°C at a spray pressure of

2.5 kg/cm². The etching process is terminated at the point of time when first recesses 1150 etched to have a flat etched bottom surface have a depth h corresponding to $1/3$ of the thickness of the lead frame blank (FIG. III(c)).

5 Although both surfaces of the lead frame blank 1110 are simultaneously etched in the primary etching process, it is not necessary to simultaneously etch both surfaces of the lead frame blank 1110. The reason why both surfaces of the lead frame blank 1110 are simultaneously etched, as in 10 this embodiment, is to reduce the etching time taken in a secondary etching process as will be described later. The total time taken for the primary and secondary etching processes is less than that taken in the case of etching of only one surface of the lead frame blank on which the 15 resist pattern 1120B is formed. Subsequently, the surface provided with the first recesses 1150 respectively etched at the first opening 1130 is entirely coated with an etch-resistant hot-melt wax (acidic wax type MR-WB6, The Incotec Inc.) by a die coater to form an etch-resistant layer 1180 so as to fill up the first recesses 1150 and to 20 cover the resist pattern 1120A (FIG. III(c)).

25 It is not necessary to coat the etch-resistant layer 1180 over the entire portion of the surface provided with the resist pattern 1120A. However, it is preferred that the etch-resistant layer 1180 be coated over the entire

portion of the surface formed with the first recesses and first opening 1130, as shown in FIG. 11(c), because it is difficult to coat the etch-resistant layer 1180 on the surface portion including the first recesses.

5 Although the etch-resistant layer 1180 wax employed in this embodiment is an alkali-soluble wax, any suitable resistant to the etching action of the etchant solution remaining somewhat soft during etching may be used.

10 For forming the etch-resistant layer 1180 is not limited to the above-mentioned wax, but may be a wax of a UV-set type. Since each first recess 1150 etched by the primary etching process at the surface formed with the part adapted to form a desired shape of the inner lead is filled up with the etch-resistant layer 1180, it is

15 further etched in the following secondary etching process. The etch-resistant layer 1180 also enhances the mechanical strength of the lead frame blank for the second etching process, thereby enabling the second etching process to be conducted while keeping a high accuracy. It is

20 possible to enable a second etchant solution to be sprayed at an increased spraying pressure, for example, 2.5 kg or above, in the secondary etching process. The increased spraying pressure promotes the progress of etching in direction of the thickness of the lead frame blank in

25 secondary etching process. Then, the lead frame blank

portion of the surface formed with the first recesses and first opening 1130, as shown in FIG. 11(c), because it is difficult to coat the etch-resistant layer 1180 on the surface portion including the first recesses. Although the etch-resistant layer 1180 wax employed in this embodiment is an alkali-soluble wax, any surface resistant to the etching action of the etchant solution remaining somewhat soft during etching may be used. For forming the etch-resistant layer 1180 is not limited to the above-mentioned wax, but may be a wax of a UV-type. Since each first recess 1150 etched by the primary etching process at the surface formed with the part adapted to form a desired shape of the inner lead is filled up with the etch-resistant layer 1180, it is further etched in the following secondary etching process. The etch-resistant layer 1180 also enhances the mechanical strength of the lead frame blank for the second etching process, thereby enabling the second etching process to be conducted while keeping a high accuracy. It is possible to enable a second etchant solution to be sprayed at an increased spraying pressure, for example, 2.5 kg or above, in the secondary etching process. The increased spraying pressure promotes the progress of etching in direction of the thickness of the lead frame blank in the secondary etching process. Then, the lead frame blank

In this case the lead is completely removing the surface layer (resist). Thus, 9(a) is arranged in layers 120B) is going to be the same as the lead in this thickness the first

surfaces 131Aa of the tips of the inner leads as shown in FIG. 1, are flushed with one surfaces of remaining portions of the inner leads having the same thickness with the lead frame while being opposed to the second surfaces 131Ab, and the third and fourth surfaces are formed to have a concave shape which is depressed toward the inside of the inner leads. Where a semiconductor chip is mounted on the second surfaces 131Ab of the inner leads by means of bumps for an electrical connection therebetween, as in a semiconductor device according to a third embodiment as will be described hereinafter, an increased tolerance for the connection by bumps is obtained when the second surface 131Ab has a concave shape depressed toward the inside of the inner lead. To this end, an etching method shown in FIG. 12 is adopted in this case. The etching method shown in FIG. 12 is the same as that of FIG. 11 in association with its primary etching process. After completion of the primary etching process, the etching method is conducted in a manner different from that of the etching method of FIG. 11 in that the second etching process is conducted at the side of the first recesses 1150 after filling up the second recesses 1160 by the etch-resist layer 1180, thereby completely perforating the second recesses 1160. At this time, by implementing the primary etching process, etching at the side of the second openings 1140 is performed in a

sufficient manner. The cross section of each inner lead, including its tip, formed in accordance with the etching method of FIG. 12, has a concave shape depressed toward the inside of the inner lead at the second surface 131AB, as shown in FIG. 6(b).

The etching method in which the etching process is conducted at two separate steps, respectively, as in that of FIGs. 11 and 12, is generally called a "two-step etching method". This etching method is advantageous in that a desired fineness can be obtained. The etching method used to fabricate the lead frame 130A of the first embodiment shown in FIG. 9 involves the two-step etching method and the method for forming a desired shape of each lead frame portion while reducing the thickness of each pattern formed. In particular, the etching method makes it possible to achieve a desired fineness. In accordance with the method illustrated in FIGS. 11 and 12, the fineness of the tip of each inner lead 131A formed by this method is dependent on the shape of the second recesses 1160 and the thickness t of the inner lead tip which is finally obtained. For example, where the blank has a thickness t reduced to 50 μm , the inner leads can have a fineness corresponding to a lead width W_1 of 100 μm and a tip pitch p of 0.15 mm, as shown in FIG. 11(e). In the case of using a small blank thickness t of about 30 μm and a lead

width W_1 of 70 μm , it is possible to form inner leads having a fineness corresponding to an inner lead pitch p of 0.12 mm. Of course, it may be possible to form inner leads having a further reduced tip pitch by adjusting the blank thickness t and the lead width W_1 . That is to say, an inner lead tip pitch p up to 0.08 mm, a blank thickness up to 25 μm , and a lead width W_1 up to 40 μm can be obtained.

In the case where twisting of the inner leads does not occur in the fabricating process, as in the case where the inner leads are short in their length, a lead frame illustrated in FIG. 9(a) can be directly obtained. However, where the inner leads are long in length as compared to those of the first embodiment, the inner leads have tendency for the generation of twisting. Thus, in this case, the lead frame is obtained by etching in a state where the tips of the inner leads are bound to each other by a connecting member 131B as shown in FIG. 9(c)(1). Then, the connecting member 131B which is not necessary for the fabrication of a semiconductor package is cut off by means of a press to obtain a lead frame shaped as shown in FIG. 9(a).

Moreover, as described above, where unnecessary portions in a structure shown in FIG. 9(c)(1) are cut to obtain the lead frame having the contour shown in FIG.

9(a), a reinforcing tape 160 (a polyimide tape is generally used, as shown in FIG. 9(c)(a)). While the connecting member 131B is cut off by means of a press to obtain the contour shown in FIG. 9(c)(D), a semiconductor device is mounted on the lead frame still having the reinforcing tape attached thereto. Also, the mounted semiconductor device is encapsulated with a resin in a condition where the lead frame still has the tape. The line E11-E12 illustrates a cut portion.

10 The tip of the inner lead 131 of the lead frame used in the semiconductor device of this first embodiment has a cross-sectional shape as shown in FIG. 13(1)(a). The tip 131A has an etched flat surface (second surface) 131Ab which is substantially flat and therefore has a width W_1 slightly greater than the width W_2 of an opposite surface. The widths W_1 and W_2 (about 1000 μm) are more than the width W at the central portion of the tips when viewed in the direction of the inner lead thickness. Thus, the tip of the inner lead has a cross-sectional shape having opposite wide surfaces. To this end, although either of the opposite surfaces of the tip 131A can be easily electrically connected to a semiconductor device (not shown) by a wire 120A or 120B, this embodiment illustrates the use of the etched flat surface for wire-bonding as shown in FIG. 13(D)(a). In FIG. 13, a reference numeral

131Ab depicts an etched flat surface, 131Aa a surface of a lead frame blank, and 121A and 121B, respectively, a plated portion. In the case of FIG. 13(B)(a), there has particularly excellent in wire-bonding property, because 5 the etched flat surface does not have roughness. FIG. 13(1') shows that the tip 1331B of the inner lead of the lead frame fabricated according to the process illustrated in FIG. 14 is wire-bonded to a semiconductor device. In this case, however, both the opposite surfaces of the tip 10 1331B of the inner lead are flat, but have a width smaller than that in a direction of the inner lead thickness. In addition to this, as both the opposite surfaces of the tip 1331B is formed of surfaces of the lead frame blank, these surfaces have an inferior wire-bonding property as compared 15 to that of the etched flat surface of this first embodiment. FIG. 13(2) shows that the inner lead tip 1331C or 1331D, obtained by thinning in its thickness by a means of a press (coining) and then by etching, is wire-bonded to a semiconductor device (not shown). In this 20 case, however, a pressed surface of the inner lead tip is not flat as shown FIG. 13(2). Thus, the wire-bonding on either of the opposite surfaces as shown in FIG. 13(2)(a) or FIG. 13(2)(b) often results in an insufficient wire-bonding stability and a problematic quality. The drawing 25 reference numeral 1331Ab represents a coining surface.

A modified example of the resin-encapsulated semiconductor device in accordance with the first embodiment of the present invention will be described hereinafter. FIGS. 3(a) through 3(e) are cross-sectional views of the modified example of the resin-encapsulated semiconductor device in accordance with the first embodiment of the present invention. The semiconductor device of the modified example as shown in FIG. 3(a), is different from that of the first embodiment in that a position of the die pad 135 is changed, that is, the die pad 135 is exposed to the outside. By the fact that the die pad 135 is exposed to the outside, the heat dissipation property is improved as compared to the first embodiment. Also, in the semiconductor device of the modified example as shown in FIG. 3(b), because the die pad 135 is exposed to the outside, the heat dissipation property is improved as compared to the first embodiment. Unlike the first embodiment or the modified example as shown in FIG. 3(a), in the present modified example as shown in FIG. 3(b), because a direction of the semiconductor device 110 is changed, the first surfaces of the lead frame are established as the wire bonding surfaces. The modified examples as shown in FIGS. 3(c), 3(d) and 3(e), illustrate semiconductor devices which are obtained by modifying the semiconductor devices of the first embodiment, the modified

example as shown in FIG. 3(a) and the modified example as shown in FIG. 3(b), wherein the semi-spherical solders are not used, and instead, the top surfaces of the terminal columns are directly used as the terminal portions, whereby an entire manufacturing procedure can be simplified.

Next, a resin-encapsulated semiconductor device in accordance with a second embodiment of the present invention will be described. FIG. 4(a) is a cross-sectional view of the resin-encapsulated semiconductor device in accordance with the second embodiment of the present invention, FIG. 4(b) is a cross-sectional view illustrating inner leads, taken along the line A3-A4 of FIG. 4(a), and FIG. 4(c) is a cross-sectional view illustrating a terminal column, taken along the line B3-B4 of FIG. 4(a). Because an outer appearance of the semiconductor device of the second embodiment is substantially the same as that of the first embodiment, it is not illustrated in the drawings. In FIG. 3, the drawing reference numeral 200 represents a semiconductor device, 210 a semiconductor chip, 211 electrodes (pads), 220 wires, 230 a lead frame, 231 inner leads, 231Ab a second surface, 231Ac a third surface, 231Ad a fourth surface, 233 terminal columns, 233A terminal portions, 233B side surfaces, 233S top surfaces, 240 a resin encapsulate, and 270 a reinforcing fastener tape. In the semiconductor device of

this second embodiment, the lead frame 230 does not have a die pad, the semiconductor chip 210 is fastened to the inner leads 231 by the reinforcing fastener tape 270, and the semiconductor chip 210 is electrically connected at its electrodes (pads) 211 to the second surfaces 231AB of the inner leads 231 by wires 220. Also, in the case of this 5 second embodiment, similarly to the first embodiment, the electrical connection between the resin-encapsulated semiconductor device 200 of this embodiment and an external circuit is achieved by mounting the resin-encapsulated 10 semiconductor device 200 via the terminal portions 233A each being made of a semi-spherical solder, on a printed circuit substrate, with the terminal portions 233A located 15 on the top surfaces 233S of the terminal columns 233, respectively.

In addition, the semiconductor device of this second embodiment does not have a die pad as shown in FIGs. 10(a) and 10(b). The manufacturing method of the semiconductor device of this embodiment using the lead frame 230A which 20 is shaped by the etching process is substantially the same as that of the first embodiment except that, while in the case of the first embodiment, the wire bonding process and resin encapsulating process are performed in a state wherein the semiconductor chip is fastened to the inner leads, in the case of the second embodiment, the wire 25

bonding process and resin encapsulating process are performed in a state wherein the semiconductor chip 310 is fastened together with the inner leads 230 by the reinforcing fastener tape 260. Also, the cutting process 5 for the unnecessary portions and the terminal portion forming process after resin encapsulating process are implemented in the same way as the first embodiment. The lead frame 230 as shown in FIG. 10(a) is obtained in the same manner by which the lead frame 130A as shown in FIG. 9(a) is obtained. In other words, by cutting the resultant structure obtained after etching the structure as shown in FIG. 10(c)(1), the contour as shown in FIG. 10(a) is obtained. At this time, the conventional reinforcing fastener tape 260 (the polyimide tape) as shown in FIG. 10(c)(D), which performs a reinforcing function is used.

FIG. 5(a) through 5(c) are cross-sectional views illustrating modified examples of the semiconductor device of the second embodiment. The semiconductor device as shown in FIG. 5(a) is different from the semiconductor device of the second embodiment, in that the surface of the semiconductor chip thereof which has the electrodes is directed downward. The modified examples as shown in FIGs. 5(b) and 5(c), illustrate semiconductor devices which are obtained by modifying the semiconductor devices of the second embodiment and the modified example as shown in FIG.

5(a), wherein the semi-spherical solders are not used, and instead, the top surfaces of the terminal columns are directly used as the terminal portions. In these examples, because a protective frame is not used and the side surfaces 333B of the terminal columns 333 are exposed to the outside, a checking operation by a test, etc. can be easily performed.

Hereinafter, a resin-encapsulated semiconductor device in accordance with a third embodiment of the present invention will be described. FIG. 6(a) is a cross-sectional view of the resin-encapsulated semiconductor device of the third embodiment, FIG. 6(b) is a cross-sectional view illustrating inner leads, taken along the line A5-A6 of FIG. 6(a), and FIG. 6(c) is a cross-sectional view illustrating a terminal column, taken along the line B5-B6 of FIG. 6(b). Because an outer appearance of the semiconductor device of this third embodiment is substantially the same as that of the first embodiment, it is not illustrated in the drawings. In FIG. 6, the drawing reference numeral 300 represents a semiconductor device, 310 a semiconductor chip, 312 bumps, 330 a lead frame, 331 inner leads, 331Aa a first surface, 331Ab a second surface, 331Ac a third surface, 331Ad a fourth surface, 333 terminal columns, 333A terminal portions, 333B side surfaces, 333S top surfaces, 340 a resin encapsulate, and 350 a

reinforcing fastener tape. In the semiconductor device of this third embodiment, the semiconductor chip 310 is fastened to the second surfaces 331Ab of the inner leads 331 by the bumps 311 thereby to be electrically connected to the second surfaces 331Ab. The lead frame 330 has a contour as shown in FIGS. 10(a) and 10(b), which is formed by the etching process of FIG. 11. As shown in FIG. 13(1)(b), both widths W1A and W2A (about 100 μ m) at top and bottom ends of the inner leads 331 are larger than a width WA at a center portion in a thickness-wise direction. Due to the fact that the second surfaces 331Ab of the inner leads 331 is depressed toward the inside of the inner leads and the first surfaces 331Aa are flat, a desired fineness can be obtained. Also, when the second surfaces 331Ab of the inner leads 331 are electrically connected to the semiconductor chip via bumps, easy connection can be accomplished as shown in FIG. 13(2)(b). Further, in the case of this third embodiment, as in the case of the first and second embodiments, the electrical connection between the resin-encapsulated semiconductor device 300 of this embodiment and an external circuit is achieved by mounting the resin-encapsulated semiconductor device 300 via the terminal portions 333A each being made of a semi-spherical solder, on a printed circuit substrate, with the terminal portions 333A located on the top surfaces of the terminal

columns 333, respectively.

In addition, unlike the semiconductor device of the first embodiment, the semiconductor device of this third embodiment uses a lead frame which is shaped by the etching process as shown in FIG. 12. However, the manufacturing method of the semiconductor device of this embodiment is substantially the same as that of the first embodiment except that, while in the case of the first embodiment, the wire bonding process and resin encapsulating process are performed in a state wherein the semiconductor chip is fastened to the inner leads, in the case of this third embodiment, the wire bonding process and resin encapsulating process are performed in a state wherein the semiconductor chip 310 is fastened to the inner leads 331 via the bumps. Also, the cutting process for the unnecessary portions and the terminal portion forming process after resin encapsulating process are implemented in the same way as the first embodiment.

FIG. 6(d) is a cross-sectional view illustrating a modified example of the semiconductor device in accordance with the third embodiment of the present invention. In the modified example of the semiconductor device as shown in FIG. 6(d), the terminal portions each comprising the semi-spherical solder are not provided, and the top surfaces of the terminal columns are directly used as the terminal

portions. Because the protective frame is not used and the side surfaces 333B of the terminal columns 333 are exposed to the outside, a checking operation by a test, etc. can be easily performed.

5 Hereinafter, a resin-encapsulated semiconductor device in accordance with a fourth embodiment of the present invention will be described. FIG. 7(a) is a cross-sectional view of the resin-encapsulated semiconductor device of the fourth embodiment, FIG. 7(b) is a cross-sectional view illustrating inner leads, taken along the line A7-A8 of FIG. 7(a), and FIG. 7(c) is a cross-sectional view illustrating a terminal column, taken along the line B7-B8 of FIG. 7(b). Because an outer appearance of the semiconductor device of this fourth embodiment is substantially the same as that of the first embodiment, it is not illustrated in the drawings. In FIG. 7, the drawing reference numeral 400 represents a semiconductor device, 410 a semiconductor chip, 411 pads, 430 a-lead frame, 431 inner leads, 431Aa a first surface, 431Ab a second surface, 431Ac a third surface, 431Ad a fourth surface, 433 terminal columns, 433A terminal portions, 433B side surfaces, 433S top surfaces, 440 a resin encapsulate, and 470 insulating adhesive. In the semiconductor device of this fourth embodiment, one surface of the semiconductor chip 410 on which the pads 411 are disposed is fastened to the second

surfaces 431Ab of the inner leads 431 by the insulating adhesive 470, and the pads 411 and the first surfaces 10 of the inner leads 431 are electrically connected with other by wires 420. The semiconductor device of 5 fourth embodiment uses the same lead frame which is used in the third embodiment, which has the contour as shown in FIG. 10(a) and 10(b). Also, in the case of this embodiment, as in the case of the first and second embodiments, the electrical connection between the res 15 encapsulated semiconductor device 400 of this embodiment and an external circuit is achieved by mounting the res encapsulated semiconductor device 400 via the terminal portions 433A each being made of a semi-spherical solder on a printed circuit substrate, with the terminal portion 15 433A located on the top surfaces of the terminal column 433, respectively.

FIG. 7(d) is a cross-sectional view illustrating 20 modified example of the semiconductor device in accordance with the fourth embodiment of the present invention. In the modified example of the semiconductor device as shown in FIG. 7(d), the terminal portions each comprising the semi-spherical solder are not provided, and the top surfaces of the terminal columns are directly used as the 25 terminal portions. Because the protective frame is not used and the side surfaces 433B of the terminal columns 433

are exposed to the outside, a checking operation by a test, etc. can be easily performed.

(EFFECTS OF THE INVENTION)

5 The present invention provides a resin-encapsulated semiconductor device employing the above-mentioned lead frame, which is capable of meeting a demand for the increased terminal number. Furthermore, the resin-encapsulated semiconductor device in accordance with this
10 invention does not require a process of cutting or bending the dam bars as in the case of using a lead frame having outer leads as shown in FIG. 13(b). As a result of this, the resin-encapsulated semiconductor device does not have a problem in that the outer leads are bent, or a problem
15 associated with coplanarity. In addition to these advantages, the resin-encapsulated semiconductor device has a shortened interconnection length as compared to the QTP or the BGA, whereby the semiconductor device can be reduced in a parasitic capacity, and shortened in a transfer delay
20 time.

59:543 v1